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Abstract—Vertically-stacked Silicon NanoWire FETs (SiN-
WFETs) with gate-all-around control are the natural and most 
advanced extension of FinFETs. At advanced technology nodes, 
due to Schottky contacts at channel interfaces, devices show an 
ambipolar behavior, i.e., the device exhibits n- and p-type charac-
teristics simultaneously. This property, when controlled by an 
independent Double-Gate (DG) structure, can be exploited for 
logic computation, as it provides intrinsic XOR operation. Elec-
trostatic doping of the transistor suppresses the need for dopant 
implantation at the source and drain regions, which potentially 
leads to a larger process variations immunity of the devices. In 
this paper, we propose a novel method based on Technology 
Computer-Aided Design (TCAD) simulations, enabling the predic-
tion of emerging devices variability. This method is used within 
our DG-SiNWFET framework and shows that devices, whose 
polarity is controlled electrostatically, present better immunity to 
variations for some of their parameters, such as the off-current 
with 16× less standard deviation. 
Keywords—Nanowires, Ambipolarity, Controllable polarity, 
Arithmetic gates, XOR, Process variations, TCAD, Variability. 
I. INTRODUCTION 
Substantial downscaling of the feature size in current CMOS 
technology has confronted digital designers with serious challeng-
es including the variations in on/off current ratio, leakage current, 
and threshold voltage. To address these problems, emerging nano-
devices, e.g., Fin-Shaped FETs (FinFETs) [1] or Silicon Nan-
oWire FETs (SiNWFETs) [2,3], have been introduced by the re-
search community. These devices keep on pursuing Moore’s Law 
by improving channel electrostatic controllability, thereby reduc-
ing short-channel effects and off-state current. In addition to the 
improvements in conventional device performances, recent devel-
opments introduced devices with enhanced capabilities [4, 5]. In 
particular, transistors showing the ability of in-field reconfigura-
tion has been recently demonstrated using vertically-stacked Dou-
ble-Gate SiNWFETs [7]. These devices represent a natural evolu-
tion of FinFET structure and can be dynamically configured be-
tween n- and p-type (Fig. 1) through an additional terminal, called 
the Polarity Gate (PG). The unique feature of these devices of 
being polarized electrostatically is of high interest for logic design. 
They were first employed to build a reconfigurable logic cell [6], 
and later used to define a static XOR-intensive logic family [5] 
with improved compactness compared to standard CMOS transis-
tors. 
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Fig. 1. Polarity control in DG-SiNWFETs [5]. 
At advanced technology nodes, variability and fabrication de-
fects are expected to significantly affect the reliability of complex 
systems [8,9]. Indeed, the amount of physical controls, during the 
fabrication process of nanometer transistors, cannot be precisely 
determined because of technology fluctuations. Furthermore, due 
to the novel device geometries, a number of new variation sources 
may arise during the fabrication. Therefore, fabrication parameters 
can be very different from their nominal values. On the other 
hand, novel devices rely on the use of unconventional switching 
mechanisms with regard to conventional doped source/drain tran-
sistors, such as Schottky barrier injection at channel interfaces. 
These new mechanisms allow technologists to build devices that 
are less relying on statistical process steps and are therefore prone 
to exhibit the desired robustness. Hence, giving an a-priori con-
clusion on the variability of advanced technologies is a difficult 
task and novel estimation methodologies are required. 
In this paper, we present the opportunities offered by the polar-
ity-controllable nanowire transistor for compact arithmetic circuit 
design, such as XOR and Full-Adder (FA) gates, in light of its 
robustness capabilities. In order to study the behavior of an emerg-
ing technology in presence of process variations, we introduce a 
new methodology that allows us to study its reliability even before 
its fabrication (i) to give some insights to the technologist and (ii) 
to compare different emerging devices in terms of reliability and 
early determine the most robust one. Using this methodology, we 
show that the proposed DG-SiNWFETs that exhibit controllable-
polarity are more robust under certain circumstances than their 
doped source/drain counterparts with, for example, 16× less varia-
bility impact of the physical geometries on the off-current. 
The remainder of the paper is organized as follows. Section II 
introduces the vertically-stacked silicon nanowire transistor tech-
nology and comments on the performance of measured devices. 
Then, Section III sketches the circuit level opportunities in terms 
of arithmetic oriented logic gates. Section IV presents a novel 
methodology for studying the variability of emerging devices and 
applies it onto the proposed DG-SiNWFETs. Finally, some dis-
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cussions and conclusions are respectively drawn in Sections V and 
VI.  
II. VERTICALLY-STACKED SILICON NANOWIRE 
TRANSISTORS TECHNOLOGY 
From 22nm technology node and beyond, planar CMOS tran-
sistors have been successfully replaced by novel structures ena-
bling a better electrostatic control on the channel, such as tri-gate 
FinFET transistors [1]. Following the trend to one-dimensional (1-
D) structures, vertically-stacked Silicon NanoWire Field Effect 
Transistors (SiNWFETs) are considered a very promising nano-
device technology [10]. Indeed, by splitting the 2-D thin film 
channel in a collection of 1-D structures and using a Gate-All-
Around (GAA) structure, the electrostatic control of the channel is 
improved. This leads to a higher Ion/Ioff ratio and reduced leakage 
current [3]. 
At advanced technology nodes (45nm node and below), ambi-
polar conduction, i.e., simultaneous conduction of n- and p-type 
carriers, is observable in several materials, including silicon [11], 
carbon nanotube [12] and graphene [13]. This phenomenon comes 
from the trend towards the use of intrinsic transistor channels and 
Schottky contacts at the source and drain interfaces. While tech-
nologists target to suppress the ambipolar behavior of the devices 
through additional process steps, new design methodologies [6,5] 
show that its control is of high interest to build devices with a pro-
grammable polarity. 
By constructing independent double-gate structures, the carri-
ers involved in the device conduction can be electrostatically se-
lected. Hence, the device polarity become programmable on-line 
to obtain either n- or p-type behavior. Transistors with controllable 
polarity have been experimentally fabricated in several novel 
technologies, such as carbon nanotubes [4], graphene [14] and 
Silicon NanoWires (SiNWs) [15,16]. 
In this paper, we will refer to a top-down fabricated, vertically-
stacked SiNW FET, featuring two Gate-All-Around (GAA) elec-
trodes (Fig. 2) [7]. 
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Fig. 2. 3D sketch of the SiNWFET featuring 2 independent gates. 
In this device, one gate electrode, the Control Gate (CG) acts 
conventionally by turning on and off the device. The other elec-
trode, the Polarity Gate (PG), acts on the side regions of the de-
vice, in proximity of the Source/Drain (S/D) Schottky junctions, 
switching the device polarity dynamically between n- and p-type 
(Fig. 3). The applied voltage range is comparable to the voltage 
range applied to the CG. The input and output voltage levels are 
compatible, resulting in directly-cascadable logic gates. 
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Fig. 3. IDS-VCG logarithmic plot of a measured device for serveral VPG 
voltages. Curves extracted at VDS=2V [7]. 
A. Logic Operations 
The in-field reconfigurability of the device is appealing for 
compact logic function realization. Indeed, SiNWFETs are logic 
biconditional on their two-gate polarities, and intrinsically embed 
the XOR characteristic. Fig. 4 presents a pseudo-logic XOR gate. 
The device in the pull-down network is polarized by means of the 
PG. In the case of the n-type polarization, the characteristic of a 
pseudo-logic inverter is obtained (green). In the p-type polariza-
tion, a buffer is obtained (blue). As shown in the inset truth table, 
overall an XOR function can be implemented by a single transis-
tor. In the next section, we will show how this novel opportunity 
can be exploited at the logic gate level. 
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Fig. 4. Pseudo-logic XOR characteristic obtained using a single SiNWFET 
with controllable polarity [17]. 
III. CIRCUIT OPPORTUNITIES 
Thanks to their improved expressive power, DG-SiNWFETs 
intrinsically embed the XOR logical connective, therefore ena-
bling compact realizations for XOR/XNOR-dominated circuits. In 
this section, we will present the circuit realization for both stand-
ard and arithmetic logic gates. 
A. AND/OR-based Logic Cells 
As highlighted in the previous section, DG-SiNWFETs can be 
reconfigured from n- to p-type by means of a fixed voltage bias on 
the polarity gate terminal. Hence, DG-SiNWFETs can implement 
combinational and sequential function in an effective way. Fig. 5-a 
shows the polarization to achieve a NAND gate, while Fig. 5-b 
shows a NOR gate. The implementation of negative unate func-
tions [18] is kept in a very conventional style. Note that all the 
transistors are built with the same technological options, i.e., with 
no segregation between n- and p-types, therefore increasing the 
structural regularity and the expected yield of the circuits. 
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Fig. 5. NAND-2 (a) and NOR-2 (b) gates. 
B. Arithmetic Cells 
In addition to the realization of standard negative unate logic 
functions, the introduced technology is of particular interest for the 
realization of binate logic functions [18], such as XOR or parity 
functions, which are key components of arithmetic data paths. As 
the transistors intrinsically embed the XOR logic primitive, a sim-
ple full-swing XOR-2 was proposed in [5]. This XOR implemen-
tation, reported in Fig. 6-a, uses only 4 transistors while the tradi-
tional full-swing static CMOS implementation requires 8 transis-
tors [19]. Note that both the control and the polarity gates are con-
nected to the logic gate inputs. For these reasons, cell libraries that 
exploit this technology can realize more logic functions (with the 
same number of transistors) as compared to standard CMOS tech-
nology [5]. The proposed XOR is based on Transmission-Gates 
(TG) that are used to propagate logic levels from the power rails to 
the output. Thanks to the TG structure, an XOR-3 gate was de-
rived in [20] from the structure by replacing the power supply 
signals with a third variable and its complement (Fig. 6-b). 
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Fig. 6. XOR-2 (a) and XOR-3 (b) gates. 
The full adder is a 3-input, 2-output Boolean function defined 
as: 
Sum = A⊕ B⊕Cin  
Cout =Maj(A,B,Cin )  
The Sum function can be efficiently implemented in DG-
SiNWFETs technology with the XOR-3. The Cout function instead 
requires the computation of the majority operator among the in-
puts A, B and Cin. Maj(A,B,Cin) can be written as: 
Maj(A,B,Cin ) = A.(A⊕ B)+Cin.(A⊕ B)  
Consequently, it is possible to adapt the XOR-3 gate to im-
plement the majority function by swapping Cin and its complement 
with A and Cin respectively. Using the XOR-3 and MAJ-3 gates, 
the full-voltage swing full adder in Fig. 7 is achieved with only 8 
devices, input inverters apart [21]. Note that, in standard CMOS 
technology, the static CMOS implementation of the full adder 
requires 28 transistors [19] and 14 transistors for full-voltage 
swing TG-CMOS [22]. 
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Fig. 7. Full adder with 8 DG-SiNWFETs.  
IV. DEVICE LEVEL ROBUSTNESS STUDY 
As discussed in the previous section, DG-SiNWFETs show an 
unprecedented opportunity for building arithmetic circuits in a 
compact way. Emerging technologies always suffer from a com-
mon reputation, often justified, of unreliability. However, the pro-
cesses involved in DG-SiNWFETs device fabrication are extreme-
ly simple compared to advanced doped source/drain CMOS. Thus, 
it is not clear how device geometry and multi-gate stack will im-
pact device reliability. In this section, we will study the robustness 
of the proposed FETs using a novel prediction methodology based 
on Technology Computer-Aided Design (TCAD) simulations. 
A. Defect Sources of SiNW Technology 
Vertically-stacked nanowire transistors are built with a very 
different geometry compared to standard transistors (bulk to Fin-
FETs). Hence, a large uncertainty can arise during the fabrication 
process. As a first order view, these variations can affect the de-
vice during three major fabrication steps: 
• Nanowire patterning through e-beam lithography: Nanowire 
patterning is achieved using Hydrogen SilsesQuioxane (HSQ) 
which is very sensitive to variation in electron dose and tempera-
ture fluctuation. This directly translates into variations of the total 
length of the nanowires (LNW). 
• Nanowire formation by Bosch process etching: Variability, in 
the case of dry etching with Bosch process, originates from vari-
ous sources. One example is pattern sharpness. Low pattern sharp-
ness, in the case of HSQ, will lead to a tapered nanowire stack, in 
which bottom nanowires are thicker than top nanowires. This in-
fluences the radius of the nanowires (RNW). 
• Gate oxide formation and polysilicon deposition: Variability in 
this case mainly refers to the thickness of the grown oxide (TOX) 
and the length of the deposited polysilicon gates (LCG). 
In addition to these main effects, process steps variations may 
lead to other defects, as listed in Fig. 8. However, the study of 
their impact is out of the scope of this paper. 
Extracting the possible variation and defects of the target de-
vice provides the opportunity of both (i) tuning the process tech-
nology early in the development (and thus at low cost) and (ii) 
studying the device advantages compared to its doped source/drain 
counterpart. 
 
Fig. 8. Variations and defects dependence on process steps.  
B. Enabling the Defects Extraction through TCAD 
Nowadays, extraction of device variation and defect models is 
a costly operation, as it requires the complete characterization of a 
new technology, which is affordable only when the technology 
reaches maturity. However, dealing with emerging technologies 
shifts this paradigm, as it is not possible to wait until the process is 
mature (for cost reasons) before looking at the reliability of the 
future devices. Hence, a fast and predictive analysis of the defects 
and variations is required for advanced technologies. 
The proposed method is depicted in Fig. 9. The core of the 
methodology is based on Technology Computer-Aided Design 
(TCAD) simulations. Widely used by technologists, TCAD simu-
lations are used to predict the electrical behavior of a semi-
conductor device given its physical description. The physical de-
scription indicates the geometry and materials involved. TCAD 
simulations provide the first order opportunity to design devices 
without developing or purchasing expensive new fabrication 
equipment, at a cost of heavy simulation runtime and tough con-
vergence difficulties for complex models. 
Using TCAD model description, it is thus possible to describe 
the impact of the variations related to each process step inde-
pendently. Our methodology is based on this opportunity. The 
variations occurring during each process step (such as the varia-
tions of gate oxide occurring during nanowire oxidation) are 
merged with the nominal model using a homemade tool that up-
dates the device geometries. The device I/V curve is then comput-
ed using Synopsys Sentaurus TCAD simulator and processed to 
extract the device parameters. The procedure is iterated N times in 
order to get enough statistical data. 
C. Application to SiNWFETs 
In this experimental study, we apply the proposed methodolo-
gy to vertically-stacked SiNWFETs. 
1) Experimental Setup 
The device robustness of DG-SiNWFETs is evaluated and 
compared to an equivalent single-gate 22nm CMOS technology. 
The CMOS devices consist of vertically-stacked Silicon Nan-
oWires FETs with doped Source/Drain contacts (doped S/D SiN-
WFETs). This technology has been chosen as ultimate extension 
of FinFETs. 
 
Fig. 9. TCAD device defect and variability extraction tool flowchart. 
The nominal voltage is 0.95V. Transistors are both n-type (doped 
S/D SiNWFETs are obtain using Sb dopants, while DG-
SiNWFETs are polarized with VPG=VDD). Variations, with a 
standard deviation of 30% from the nominal value, are applied on 
the Nanowire Length (LNW – 107nm nominal for DG-SiNWFETs 
and 58nm nominal for Doped S/D SiNWFETs), the Nanowire 
Radius (RNW – 7.5nm nominal), the Oxide Thickness (TOX – 12nm 
nominal) and the Control Gate Length (LCG – 22nm nominal). 
These parameters have been selected in order to simulate the im-
pact of each process step involved in the device fabrication, as 
highlighted previously. For each case study, 100 simulations runs 
were performed. Non-convergent runs were discarded. Device 
metrics are the on-current (ION), the off-current (IOFF), the thresh-
old voltage (VTh) and the sub-threshold slope (S). 
2) Experimental Results 
The simulation results of the variation analysis for DG-
SiNWFETs and Doped S/D SiNWFETs are shown in Table I. 
Before looking in detail at the impact of variations through select-
ed plots, some general comments are given. It is worth noting that 
the average values obtained for the DG-SiNWFETs differ among 
the different experimental conditions. This is due to convergence 
issues. Several simulations have been discarded making the input 
and output distributions no more perfectly Gaussian. However, the 
global trends remain unchanged and results are still valid under 
these circumstances. Looking at device performances, DG-
SiNWFETs demonstrate lower IOFF values than doped S/D SiN-
WFETs for the same ION currents. This means that DG-SiNWFETs 
exhibit superior ION/IOFF ratios (around 1010 from simulations – 107 
from preliminary devices characterization but the measurements 
reached the resolution limit of the equipment [7]), at a cost of a 
larger S (around 80mV/dec). Therefore, this makes DG-
SiNWFETs extremely well suited for low power applications. 
Fig. 10 depicts the ION evolution under LNW, RNW, LCG and TOX 
variations. In Fig. 10-a, we observe that LNW is more influent for 
DG-SiNWFETs than for the doped version (9.2× more). This can 
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be explained by the difference between the involved switching 
mechanisms. DG-SiNWFETs are controlled by two Schottky bar-
riers at the source and drain regions (under the PGs). An increase 
in LNW does not influence the amount of carriers injected in the 
device, but creates undesirable undoped intrinsic regions between 
the gates. In doped devices, an increase in the total length moves 
the carrier reservoirs away from the gate regions, leading to the 
slight decrease in ION. This phenomenon starts to be critical for 
DG-SiNWFETs even after a variation of 8nm. This confirms the 
importance for self-aligned structures, that relax the constraints on 
mask alignments for critical steps.. Fig. 10-b depicts the impact of 
RNW. ION of the doped S/D SiNWFETs is almost linear upon the 
radius of the channel. In doped S/D SiNWFETs, the growth of the 
nanowire radius corresponds to an increase in transistor width. On 
the contrary, the on-current of DG-SiNWFETs slightly decreases 
when RNW grows. DG-SiNWFETs rely on the electrostatic control 
of the source and drain Schottky barriers. Increasing RNW makes 
the control less precise and fewer carriers are injected. However, it 
is worth noting that the global deviation is lower in DG-
SiNWFETs (1.5× less). This highlights the importance of appro-
priate nanowire sizing (here the optimum is around 5nm for a 
22nm technology node). The significance of the electrostatic dop-
ing is also highlighted in Fig. 10-c. Indeed, when TOX increases, 
ION of doped devices is not affected significantly, while DG-
SiNWFETs are heavily influenced. Finally, the variations of LCG, 
depicted in Fig. 10-d, is not a dominant factor on the on-current of 
the DG-SiNWFETs while a linear increase in LCG directly trans-
lates to ION in the case of doped S/D SiNWFETs. In DG-
SiNWFETs, the gates simply control the barriers, while in doped 
S/D SiNWFETs, the gate creates the conductive channel. Schottky 
barrier control is extremely localized, which means that small var-
iations on the gate length do not impact largely their control (3× 
less). 
Fig. 11 also provides some interesting facts about the proper-
ties of stacked nanowires. Fig. 11-a demonstrates the effect of RNW 
variation on the off-current (and thus the leakage) for both DG and 
doped S/D SiNWFETs. Fluctuations in nanowire radius slightly 
change the IOFF of the DG-SiNWFETs, while it can seriously af-
fect the doped transistor (16× more). Increase in RNW leads to an 
exponential increase in IOFF for the doped device. This is the im-
pact of a weaker electrostatic control on the channel. On the other 
hand, DG-SiNWFETs IOFF is less affected by RNW as the carrier 
injection is blocked at the Schottky barriers and not by the channel 
depletion. Fig. 11-b shows the variation of VTh under LNW fluctua-
tions. Longer doped nanowires require larger voltages to form the 
conductive channel, while DG nanowires rely only on their 
Schottky barriers. This positive effect on the threshold reduction is 
mitigated by a larger variability (3× more), coming from parasitic 
intrinsic regions in the device (similarly to Fig. 10-a). 
V. DISCUSSIONS 
The previous study showed that DG-SiNWFETs present some 
interesting features for 3 main aspects: device performances, ro-
bustness and functionality. 
First, we showed that, thanks to their very good ION/IOFF ratio 
(1010), DG-SiNWFETs are well suited for Low-Power (LP) appli-
cations, at a cost of a slightly slower switching (S≈80mV/dec at 
22nm node). Such technology opens the way towards a new class 
of devices in between the regular High-Performance (HP) and LP 
CMOS transistors to address the field of low-power high-
performance computing. 
Second, DG-SiNWFETs demonstrate interesting robustness 
properties at the device level. Indeed, for some variations of de-
vice geometries, the impact on performances is lower then for 
standard doped S/D transistors, breaking the traditional cliché 
about emerging technologies and reliability. 
Finally, DG-SiNWFETs enable the realization of very com-
pact arithmetic logic gates, such as XORs and FA. In addition to 
the gain in area, performance and power consumption, it is possi-
ble to appreciate the gate compactness in light of robustness. In-
deed, as fewer transistors are used to realize the functionality, the 
gates will be less prone to variations. Therefore, added to the good 
robustness properties of the technology, circuits built with DG-
SiNWFETs will be even more advantageous with respect to their 
conventional doped S/D counterparts.  
VI. CONCLUSION 
In this paper, we introduced the opportunities of DG-
SiNWFET technology for building compact and reliable logic 
gates. Indeed, the in-field polarity control of the devices allows 
designers to build arithmetic circuits with improved compactness 
compared to standard doped CMOS transistors. We also studied 
the performance of the technology with regard to process varia-
tions. A novel extraction methodology based on TCAD simula-
tions was then introduced. We demonstrated a good ability of DG-
SiNWFETs to tolerate process variations with regard to the off-
current showing a 16× smaller standard deviation.  
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Fig. 10. Impact of LNW (a), RNW (b), TOX (c) and LCG (d) variations on ION – DG-SiNWFETs (blue) and Doped S/D SiNWFETs (red). 
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Fig. 11. Impact of RNW on IOFF (a) – Impact of LNW on VTH (b) – DG-SiNWFETs (blue) and Doped S/D SiNWFETs (red). 
